this post was submitted on 24 Oct 2023
195 points (98.0% liked)

Technology

34832 readers
1 users here now

This is the official technology community of Lemmy.ml for all news related to creation and use of technology, and to facilitate civil, meaningful discussion around it.


Ask in DM before posting product reviews or ads. All such posts otherwise are subject to removal.


Rules:

1: All Lemmy rules apply

2: Do not post low effort posts

3: NEVER post naziped*gore stuff

4: Always post article URLs or their archived version URLs as sources, NOT screenshots. Help the blind users.

5: personal rants of Big Tech CEOs like Elon Musk are unwelcome (does not include posts about their companies affecting wide range of people)

6: no advertisement posts unless verified as legitimate and non-exploitative/non-consumerist

7: crypto related posts, unless essential, are disallowed

founded 6 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[–] Heavybell@lemmy.world 46 points 2 years ago (9 children)

Why is everything RISC-V some low power device, I want a workstation with PCIe 5.0 powered by RISC-V.

[–] morrowind@lemmy.ml 28 points 2 years ago (2 children)

Cause it's immature and low power devices are easier

[–] ExLisper@linux.community 6 points 2 years ago (3 children)

What needs to be improved? The standards or manufacturing?

[–] oo1@kbin.social 11 points 2 years ago

I'd guess they'd need to figure out whatever apple did with it's arm chips.
efficient use of many-cores and probably some fancy caching arrangement.

It'll may also be a matter of financing to be able to afford (compete with intel, apple, amd, nvidia) to book the most advanced manufacturing for decent sized batches of more complex chips.

Once they have proven reliable core/chip designs , supporting more products and a growing market share, I imagine more financing doors will open.

I'd guess risc-v is mostly financed by industry consortia maybe involving some governments so it might not be about investor finance, but these funders will want to see progress towards their goals. If most of them want replacements for embedded low power arm chips, that's what they're going to prioritise over consumer / powerful standalone workstations.

[–] duncesplayed@lemmy.one 2 points 2 years ago* (last edited 2 years ago)

At a minimum they've got to design a wider issue. Current high-performance superscalar chips like the XuanTie 910 (what this laptop's SoC are built around) are only triple-issue (3-wide superscalar), which gives a theoretical maximum of 3 ipc per core. (And even by RISC standards, RISC-V has pretty "small" instructions, so 3 ipc isn't much compared to 3 ipc even on ARM. E.g., RISC-V does not have any comparison instructions, so comparisons need to be composed of at least a few more elementary instructions). As you widen the issue, that complicates the pipelining (and detecting pipeline hazards).

There's also some speculation that people are going to have to move to macro-op fusion, instead of implementing the ISA directly. I don't think anyone's actually done that in production yet (the macro-op fusion paper everyone links to was just one research project at a university and I haven't seen it done for real yet). If that happens, that's going to complicate the core design quite a lot.

None of these things are insurmountable. They just take people and time.

I suspect manufacturing is probably a big obstacle, too, but I know quite a bit less about that side of things. I mean a lot of companies are already fabbing RISC-V using modern transistor technologies.

[–] Heavybell@lemmy.world 1 points 2 years ago

That makes sense.

[–] oo1@kbin.social 18 points 2 years ago (2 children)

I think that's the whole point of all risc - it saves power over cisc but may take longer to compute some tasks.

That'd be why things like phones with limited batteries often prefer risc.

[–] jdaxe 6 points 2 years ago

That's true for small and simple microcontrollers, but larger and more complicated ones can theoretically implement macro operation fusion in hardware to get similar benefits as CISC architectures

[–] duncesplayed@lemmy.one 1 points 2 years ago (1 children)

It definitely could scale up. The question is who is willing to scale it up? It takes a lot less manpower, a lot less investment, and a lot less time to design a low-power core, which is why those have come to market first. Eventually someone's going to make a beast of a RISC-V core, though.

[–] cyclohexane@lemmy.ml 2 points 2 years ago (2 children)

Who's willing to scale it up? China probably

[–] intrepid@lemmy.ca 1 points 2 years ago

China is the main driver of growth in RISC-V currently. But we need to see how the trade wars will affect that. There was a recent news about RISC-V specifically in this regard.

We might also see more activity from Intel, Qualcomm and Nvidia.

[–] merthyr1831@lemmy.world 1 points 2 years ago

Excl. Nation-states which have their own strategic reasons- NVidia, Google, Amazon, IBM, almost every single big cloud player are going to begin investing in RISC-V as it matures.

ARM charges a lot for its licensing and that's only going up in the near future. x86 is simply too expensive to compete for unless you're AMD or Intel.

At some point the Cloud CPU players are gonna jump on RISC for the cost savings, and the prospect of building their own platforms without licensing fees and lack of input on the direction of the ISA.

[–] wiki_me@lemmy.ml 13 points 2 years ago (2 children)

milk-v is going to release a pretty powerful system, iirc i read it will be released in about 10 months, ventana also reportedly will release a server cpu in 2024.

[–] agressivelyPassive@feddit.de 2 points 2 years ago (1 children)

Given that sifive just effectively fired everyone, this might fall flat.

[–] wiki_me@lemmy.ml 1 points 2 years ago

That's yet another example of why you should not believe everything you read online, see this .

[–] Heavybell@lemmy.world 2 points 2 years ago

That's the sort of thing I am interested in seeing, thanks! :)

[–] skilltheamps@feddit.de 9 points 2 years ago (1 children)

It takes time, as it all is under heavy development. Just since very recently there are risc v sbc available that can run linux - before it was pretty much microcontrollers only. Be patient :)

[–] Heavybell@lemmy.world 1 points 2 years ago

That's promising at least :)

[–] Suoko@feddit.it 7 points 2 years ago

Risc-v is still 50% slower than an unisoc SOC.

[–] notthebees@reddthat.com 7 points 2 years ago

It's probably what's available without costing several kidneys.

[–] merthyr1831@lemmy.world 5 points 2 years ago

RISC-V is advancing pretty quickly. I imagine we'll see desktop class CPUs within a decade.

[–] qaz@lemmy.world 3 points 2 years ago* (last edited 2 years ago)

There is the 64 core, 32-128GB DDR4 Milk-V Pioneer, but it uses PCIe 4.0

[–] nickwitha_k@lemmy.sdf.org 1 points 2 years ago* (last edited 2 years ago)

Me too. Hell, I'd settle for a multi-core RV64GC processor offered as a bare chip and socket since I've always wanted to give building a motherboard a try but, the dev systems available seem to have everything soldered :(